


Appendix A – DCP-3 Schematic Diagram

The following 6 pages contain the schematic diagram of the DCP-3 digital signal processing PCB:

1. Ethernet Interface
2. High-speed Analog to Digital Converter
3. Serial Flash Memory and Low-speed DAC
4. High-speed Digital to Analog Converter
5. Voltage Regulator and JTAG Interface
6. Clock Oscillators


The schematic shows a Xilinx XC3S250E FPGA but the XC3S500E has the same pin configuration in the 100-pin TQFP package.



- Notes:
1. Install R37 and remove R38 for RMII.
 2. Remove R37 and install R38 for SMII.
 3. Install R36 to disable autonegotiation.
 4. Install R26 for full duplex.

Ethernet Interface

TITLE: dcp3	
Document Number:	REV:
Date: 8/04/2009 22:53:22	Sheet: 1/6



80 Msps 12-bit ADC

TITLE: dcp3

Document Number:


REV:

Date: 8/04/2009 22:53:22

Sheet: 2/6

Notes:

1. Full-scale ADC input is 2.2 Vpp into 100 ohms (+8 dBm).
2. Minimum ADC input frequency is 1 MHz.
3. Mode pin is 2/3 Vcc to enable 2's complement output and duty cycle stabilizer.
4. Z3 is PRTR5V0U2X and is marked *R1.



Notes:

1. DAC output is 1 Vpp into 100 ohms (+1 dBm).
2. Install L5 and remove L6 for 5V DAC.
3. Remove L5 and install L6 for 3.3V DAC.
4. Mode 0 selected - offset binary.


80 Msps 12-bit DAC

TITLE: dcp3

Document Number:

Date: 8/04/2009 22:53:22

Sheet: 4/6



Voltage Regulators & JTAG Interface

TITLE: dcp3

Document Number:

REV:

Date: 8/04/2009 22:53:22

Sheet: 5/6

Notes:

1. Install J12 to reset FPGA and remove to initiate re-boot.
2. J4 supports Xilinx Platform USB cable for FPGA and flash memory programming.
3. Remove R20 and R21 when using TPS76925 at U9 (marked PC-J).

